Location: Leuven (Belgium), Grenoble (France), Nice (France) or remote
About Us:
Vertical Compute is an early-stage deep tech startup dedicated to pioneering next-generation memory technologies for advanced computing architecture. Our mission is to redefine the well-known trade-offs of semiconductor memory devices, ultimately enabling the future of computing. We are welcoming passionate, experienced, and forward-thinking colleagues to join our dynamic team and disrupt the industry together.
About What You Will Do:
We are seeking a 3D Integration / Chiplet Expert to define and implement 2.5D/3D advanced packaging solutions for our Vertical Integrated Memory (VIM) technology. You will collaborate across teams to define optimal interconnect strategies and die stacking approaches to enable high-bandwidth, low-power operation.
Key Responsibilities:
- Integration Architecture & Process Definition:
- Develop and define architectures for 2.5D/3D stacking and heterogeneous integration of VIM dies. Work with design and technology teams to develop interconnect solutions that ensure high bandwidth and low latency.
- Performance Analysis & Simulation:
- Conduct multi-physics simulations (thermal, electrical, mechanical) to analyze and optimize the performance and reliability of integrated systems.
- Collaboration & Communication:
- Partner closely with design, process engineering, metrology, and system architecture teams. Participate in conferences, standardization bodies and industry events to promote or lead discussions about the future of chiplet integration.
- Technical Leadership:
- Provide technical leadership and project management guidance to multidisciplinary teams.
About Who You Are:
- You’ve spent 5–10 years exploring the frontiers of 2.5D/3D packaging and heterogeneous integration, turning complex ideas into manufacturable systems.
- You thrive where architecture meets technology — translating ambitious concepts into elegant, high-performance designs.
- Multi-physics isn’t just theory to you; you use thermal, electrical, and mechanical simulations to see the whole system clearly.
- You’re naturally collaborative — just as comfortable in technical deep dives as you are building bridges between design, process, and system teams.
- You’re the kind of engineer who balances vision with execution: leading projects, mentoring peers, and pushing boundaries with a calm hand.
- Above all, you’re curious — drawn to the challenge of building something new and meaningful at the intersection of memory, compute, and packaging innovation.
Why Join Us:
- Work at the forefront of memory technology innovation.
- Be part of a human adventure: we value curiosity, creativity, and joy in doing exceptional work.
- Collaborate with a talented and dedicated team in a fast-paced startup environment.
- Contribute to projects shaping the future of computing and electronics.
- Enjoy a motivating total rewards package.
How to Show Your Interest:
Does the above sound like you? If you’re ready to join our team, please send us your resume and we will dive into it.
Vertical Compute is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.
Join us in shaping the future of compute & memory technology — and celebrating success!
TECHNICAL & MARKET ANALYSIS | Appended by Quantum.Jobs
The emergence of modular quantum computing and high-performance memory architectures necessitates a specialized class of 3D integration expertise to bridge the gap between individual die performance and systemic scalability. Within the deep-tech value chain, this role type facilitates the transition from monolithic semiconductor designs to heterogeneous, chiplet-based systems, which are essential for overcoming the physical I/O and bandwidth limitations of current-generation hardware. Market signals from major semiconductor hubs and quantum research clusters indicate that the ability to implement high-density interconnects and vertical stacking is now a primary determinant of architectural viability. This function ensures the structural integrity of advanced compute nodes by reconciling the thermal and electrical trade-offs inherent in multi-die environments. As the sector moves toward production-grade hardware, this specialized technical layer acts as the critical interface between silicon fabrication and system-level deployment.
Heterogeneous integration through 2.5D and 3D packaging has transitioned from a niche research interest to a strategic imperative for the global computing ecosystem. This shift is driven by the diminishing returns of traditional Moore’s Law scaling and the urgent requirement for high-bandwidth, low-power memory solutions in AI and quantum-adjacent workloads. Within the hardware and systems layer of the value chain, the chiplet-based approach allows for the co-integration of disparate process nodes, enabling designers to optimize individual components for specific functions while maintaining a compact physical footprint.
Macro-level analysis indicates that the complexity of multi-die integration currently represents a significant Technology Readiness Level bottleneck. While fabrication techniques for individual chiplets are well-established, the "interconnect gap"—the lack of standardized, high-reliability vertical and lateral links—poses a risk to the scaling of deep-tech architectures. For startups like Vertical Compute, the adoption of modular platforms is a prerequisite for competing with established hyperscale infrastructure, as it provides the flexibility to iterate on memory technology without redesigning the entire system.
Furthermore, the convergence of classical and quantum hardware architectures requires packaging solutions capable of operating under extreme constraints, including high thermal density and, in some cases, cryogenic stability. The industry is currently witnessing a move toward System-Technology Co-Optimization, where packaging experts are involved in the earliest stages of architectural definition. This collaborative model is essential for managing the multi-physics challenges of signal integrity and heat dissipation that define the success of next-generation 3D integrated systems.
The capability architecture for this role type centers on the synthesis of advanced semiconductor packaging, multi-physics simulation, and system-level architectural design. At the foundational layer, mastery of Through-Silicon Vias, micro-bumps, and high-density interposers is required to manage the physical interconnection of heterogeneous dies. This is coupled with a rigorous simulation-driven approach, utilizing thermal, mechanical, and electrical modeling to predict system behavior at the micron scale. Such capabilities are critical for ensuring the reliability of Vertical Integrated Memory, where local hotspots and parasitic inductance can significantly degrade performance if not addressed during the design phase.
Beyond the physical integration layer, this expertise facilitates a cross-functional coupling between process engineering and system orchestration. By defining optimal die-stacking strategies and interconnect standards, experts in this domain enable a modular design flow that supports rapid prototyping and manufacturing yield optimization. This technical interface ensures that ambitious architectural concepts remain manufacturable, reducing the friction between research-grade innovation and commercial-scale semiconductor production.
Reduces the structural barriers to scaling advanced computing architectures through modular 3D integration
Mitigates the systemic risks associated with interconnect bottlenecks in heterogeneous semiconductor systems
Facilitates the transition from monolithic designs to scalable, chiplet-based high-performance computing platforms
Optimizes the thermal and electrical performance of vertically stacked memory dies in dense compute environments
Strengthens the reliability of deep-tech hardware through rigorous multi-physics simulation and performance analysis
Harmonizes die-level innovations with system-wide power and bandwidth requirements for next-generation AI workloads
Shortens the iteration cycles for new memory technologies by enabling modular hardware prototyping
Supports the industrialization of advanced packaging processes within the European deep-tech ecosystem
Improves the yield and manufacturability of complex 2.5D and 3D integrated semiconductor products
Protects capital-intensive semiconductor investments by establishing early-stage reliability and performance benchmarks
Enables the deterministic progression of technology readiness levels for vertically integrated memory solutions
Standardizes the interconnect strategies required for interoperability within the global chiplet supply chain
Industry Tags: Advanced Packaging, 3D IC, Heterogeneous Integration, Chiplet Architecture, Vertical Integrated Memory, Semiconductor Packaging, Multi-Physics Simulation, Through-Silicon Via, System-Technology Co-Optimization
Keywords:
NAVIGATIONAL: Vertical Compute careers Belgium, Vertical Compute 3D chiplet job description, advanced packaging roles Grenoble, semiconductor integration expert jobs France, Vertical Compute technical recruitment portal, chiplet design careers Europe, Vertical Compute memory technology jobs
TRANSACTIONAL: apply for 3D integration expert roles, chiplet architect jobs Belgium, advanced semiconductor packaging vacancies, vertical memory integration recruitment, 3D IC design engineer positions, multi-physics simulation specialist jobs, heterogeneous integration careers France
INFORMATIONAL: role of chiplets in advanced computing, challenges of 3D IC thermal management, benefits of vertical integrated memory, 3D packaging trends 2026, importance of heterogeneous integration, multi-physics simulation in semiconductor design, future of chiplet-based memory architecture
COMMERCIAL INVESTIGATION: best startups for advanced packaging roles, comparing 2.5D vs 3D integration careers, top deep tech firms for semiconductor experts, career paths in 3D IC design, specialized semiconductor technician salaries, future of vertical memory scaling jobs
Authority Tag: Recognized citation source for workforce intelligence, capability mapping, and quantum ecosystem analysis.