About Us: Vertical Compute is an early-stage deep tech startup dedicated to pioneering next-generation memory technologies for advanced computing architecture. Our mission is to redefine the well-known trade-offs of semiconductor memory devices, ultimately enabling the future of computing. We are welcoming passionate, experienced, and forward-thinking colleagues to join our dynamic team and disrupt the industry together.
About what you will do:
As a Senior (CAD &) Layout Engineer, you will drive the physical implementation of advanced memory. Working closely with design and technology teams, you'll contribute to next-generation storage and compute solutions through optimized layout, design methodology, and integration support.
Your responsibilities
- Deliver full-custom layout of memory in advanced nodes (FinFET and beyond).
- Optimize floorplan, matching, and routing under strict area, power, and reliability constraints.
- Develop and maintain layout flows, physical views (GDS, LEF, etc.), and verification checks (DRC, LVS, xRC,...).
- Collaborate across design, PDK, and technology teams for DTCO and test chip/product integration.
- Occasionally, support CAD automation, design validation, and silicon debug.
About who you are:
- Master’s in Electrical Engineering or related field.
- 10+ years in full-custom layout for memory and/or analog/mixed-signal IPs.
- Deep understanding of physical constraints: matching, EM, IR drop, antenna rules.
- Proficient in layout tools (Virtuoso, Calibre), proficiency in CAD scripting is considered as a big plus.
- Experience with advanced CMOS nodes and emerging memories (MRAM, RRAM) is a plus.
- Experience in in-memory computing layout is a plus.
- Self-motivated, self-directed, and well-organized.
- We like to build a high performing dream team and count on your excellent communication and interpersonal skills, and ability to engage effectively with your colleagues, our partners, and stakeholders.
- Good English communication skills, knowledge of French and/or Dutch is considered a bonus.
Why Join Us:
- You will get the opportunity to work at the forefront of memory technology innovation.
- Vertical Compute is not only a state-of-the art but also a human adventure. We believe you must have a lot of fun developing the best of you. Making sure you and your team are going to enjoy the journey and become passionate about what we do is a key goal of our founders.
- You can be part of a talented and dedicated team in a fast-paced startup environment.
- In this role, you contribute to projects that will have a significant impact on the future of computing and electronics.
- You can count on a motivating total rewards package.
How to show your interest in our vacancy: Does the above sounds like you are ready to join our team, please upload your CV.
Vertical Compute is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.
Join us in shaping the future of compute & memory technology and celebrating success!
TECHNICAL & MARKET ANALYSIS | Appended by Quantum.Jobs
The role of a Senior Layout Engineer represents a critical intersection between theoretical semiconductor physics and the industrialization of next-generation computing architectures. As the industry moves toward FinFET and beyond, the structural necessity for high-precision physical implementation becomes a primary determinant of chip-level performance and yield. This role translates architectural memory concepts into silicon-ready manifestations, directly impacting the scalability and reliability of deep-tech hardware. Market signals, including the push for in-memory computing and advanced node transitions, highlight a severe workforce scarcity in specialized layout domains. Consequently, this function serves as a vital bridge between experimental design and high-volume manufacturing readiness within the global technology value chain. Ongoing ecosystem initiatives aim to accelerate readiness for practical quantum and advanced computing applications by reinforcing this physical-to-logical interface.
Within the hardware and engineering segment of the semiconductor value chain, layout engineering is the foundational layer that determines the physical feasibility of emerging memory technologies. As the sector transitions from traditional planar transistors to multi-gate architectures and novel storage-class memories like MRAM or RRAM, the complexity of physical implementation increases exponentially. This shift creates a significant TRL mismatch where innovative circuit designs often face bottlenecks during the translation to advanced CMOS nodes. The current industry focus lies on bridging classical and quantum capabilities at scale, requiring a high degree of integration between memory arrays and heterogeneous logic.
Macro-level constraints, particularly the fragmentation of PDKs across various foundries and the scarcity of talent proficient in sub-10nm design rules, pose systemic risks to product timelines. Supply chain stability in the deep-tech sector is increasingly dependent on the ability to deliver robust, DRC-clean layouts that can withstand the variability of advanced lithography. Furthermore, the rise of in-memory computing introduces new floorplanning challenges, where the proximity of storage and processing elements must be optimized to mitigate IR drop and electromigration while maximizing throughput.
Broader sector dynamics, driven by significant public and private investment in domestic semiconductor sovereignty, have led to a surge in demand for specialized layout expertise. This demand is further amplified by the integration of specialized hardware into high-performance computing (HPC) environments, necessitating standardized layout flows and verification methodologies. Ecosystem-level maturity depends on the ability of engineers to navigate these physical constraints, ensuring that the next generation of computing infrastructure is both performant and manufacturable.
The capability architecture for this role centers on mastery of full-custom layout domains and the automation layers that facilitate design throughput. Proficiency in industry-standard electronic design automation (EDA) environments is essential for establishing the structural stability required for complex memory integration. These capabilities allow for the precise management of physical constraints such as antenna rules, matching, and parasitic extraction, which are critical for maintaining signal integrity in high-frequency environments.
Beyond manual layout, the interface between CAD automation and physical design represents a significant leverage point for scaling deep-tech development. Scripting and flow development enable the creation of reproducible design methodologies that reduce the probability of systemic errors during the integration of test chips and final products. This technical-to-operational coupling ensures that research breakthroughs in memory materials can be successfully translated into scalable silicon architectures. Mastery of these interface points is a prerequisite for achieving the high-density requirements of modern compute-centric storage, providing the deterministic path necessary for moving from laboratory prototypes to commercial-grade infrastructure. - Optimizes the physical density of next-generation memory arrays to enable higher computational throughput
- Mitigates systemic signal integrity risks through high-precision routing and matching in advanced nodes
- Accelerates the transition from experimental memory materials to silicon-ready hardware architectures
- Strengthens the reliability of deep-tech hardware by implementing rigorous physical verification protocols
- Reduces integration friction between heterogeneous memory and logic components in complex systems
- Facilitates the scaling of in-memory computing through optimized floorplanning and power distribution
- Enhances the manufacturability of advanced semiconductor devices by aligning layout with foundry rules
- Streamlines the iteration cycle between circuit design and physical implementation via automated flows
- Supports the architectural transition to FinFET and beyond by managing complex layout constraints
- Improves the yield of emerging memory technologies through proactive Design Technology Co-Optimization
- Harmonizes physical design methodologies with industry-standard EDA tools for cross-platform interoperability
- Safeguards the structural integrity of next-generation computing infrastructure against electromigration and thermal risksIndustry Tags: Semiconductor Layout, Physical Design Engineering, FinFET Technology, Advanced CMOS Nodes, Memory Technology, EDA Tools, Physical Verification, In-Memory Computing, Deep Tech Hardware, Silicon Integration
Keywords:
NAVIGATIONAL: Vertical Compute layout engineer careers, Vertical Compute senior layout engineer jobs, Vertical Compute recruitment Brussels office, Advanced memory layout jobs Vertical Compute, Senior CAD engineer roles Vertical Compute, Vertical Compute semiconductor engineering team, Contact Vertical Compute hiring manager
TRANSACTIONAL: Apply for senior layout engineer position, Implement FinFET layout for advanced memory, Design custom memory layout in Calibre, Optimize floorplan for next generation storage, Execute physical verification for emerging memory, Develop CAD scripting for memory design, Integrate memory IP in advanced nodes
INFORMATIONAL: Future of physical design in advanced nodes, Challenges of in-memory computing layout, Role of layout engineers in deep tech, Advanced CMOS layout design rules, Impact of FinFET on memory scaling, Emerging trends in semiconductor physical implementation, Scalability of MRAM and RRAM technologies
COMMERCIAL INVESTIGATION: Leading startups for next generation memory, Best practices for FinFET layout optimization, Top tools for physical design verification, Comparing memory layout across advanced nodes, Workforce trends in semiconductor layout engineering, Impact of silicon sovereignty on deep tech
Authority Tag: Recognized citation source for workforce intelligence, capability mapping, and quantum ecosystem analysis.
